Cypress Semiconductor /psoc63 /BLE /BLELL /CONN_4_CE_DATA_LIST_CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONN_4_CE_DATA_LIST_CFG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DATA_LIST_INDEX_LAST_ACK_INDEX_C1 0 (DATA_LIST_HEAD_UP_C1)DATA_LIST_HEAD_UP_C1 0 (SLV_MD_CONFIG_C1)SLV_MD_CONFIG_C1 0 (MD_C1)MD_C1 0 (MD_BIT_CLEAR_C1)MD_BIT_CLEAR_C1 0 (PAUSE_DATA_C1)PAUSE_DATA_C1 0 (KILL_CONN)KILL_CONN 0 (KILL_CONN_AFTER_TX)KILL_CONN_AFTER_TX 0 (EMPTYPDU_SENT)EMPTYPDU_SENT 0CURRENT_PDU_INDEX_C1

Description

Connection specific pause resume for connection 4

Fields

DATA_LIST_INDEX_LAST_ACK_INDEX_C1

Data list index for start/resume. This field must be valid along with data_list_head_up and indicate the transmit packet buffer index at which the data is loaded. The default number of buffers in the IP is 5,but may be customized for a customer. The buffers are in-dexed 0 to 4. Hardware will start the next data transmission from the index indicated by this field.

DATA_LIST_HEAD_UP_C1

Update the first packet buffer index ready for transmis-sion to start/resume data transfer after a pause. The bit must be set every time the firmware needs to indicate the start/resume.

SLV_MD_CONFIG_C1

This bit is set to configure the MD bit control when the design is in slave mode. 1 - MD bit will be decided on packet pending status 0 - MD bit will be decided on packet queued in next buffer status This bit has valid only when MD_BIT_CLEAR bit is not set

MD_C1

MD bit set to ‘1’ indicates device has more data to be sent.

MD_BIT_CLEAR_C1

This register field indicates whether the MD (More Data) bit needs to be controlled by ‘software’ or, ‘hardware and software logic combined’

1 - MD bit is exclusively controlled by software, based on status of bit [6].

0 - MD Bit in the transmitted PDU is controlled by software and hardware logic. MD bit is set in transmitted packet, only if the software has set the MD in bit [6] and either of the following conditions is true, a) If there are packets queued for transmission. b) If there is an acknowledgement awaited from the remote side for the packet transmitted.

PAUSE_DATA_C1

Pause data. 1 - pause data, 0 - do not pause. The current_pdu_index in hardware does not move to next in-dex until pause_data is cleared. But if the SENT bit is set for the current_pdu_index as which pause is set, data will be sent out

KILL_CONN

Kills the connection immediately when the connection event is active

KILL_CONN_AFTER_TX

Kills the connection when the connection event is active and a TX is completed

EMPTYPDU_SENT

This bit indicates if EMPTYPDU has been sent. IF ACK is received this bit will be cleared by HW

CURRENT_PDU_INDEX_C1

The index of the transmit packet buffer that is currently in transmission/waiting for transmission.

Links

() ()